

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/535,233	03/24/2000	Masaya Kadono	SEL 171	1670
7590 01/10/2006			EXAMINER	
Cook Alex McFarron Manzo Cummings & Mehler Ltd			COLEMAN, WILLIAM D	
200 West Adan	ns Street			
Suite 2850			ART UNIT	PAPER NUMBER
Chicago, IL 60606			2823	· · · · · · · · · · · · · · · · · · ·

DATE MAILED: 01/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

•					
		Application No.	Applicant(s)		
		09/535,233	KADONO ET AL.		
	Office Action Summary	Examiner	Art Unit		
		W. David Coleman	2823		
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	orrespondence address		
A SH WHIC - Exter after - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. It period for reply is specified above, the maximum statutory period or re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	I. tely filed the mailing date of this communication. (35 U.S.C. § 133).		
Status					
2a)□	Responsive to communication(s) filed on <u>03 O</u> This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro			
Dispositi	on of Claims				
5)	Claim(s) 1-36 is/are pending in the application 4a) Of the above claim(s) 1-10 is/are withdrawn Claim(s) is/are allowed. Claim(s) 11-36 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or on Papers The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine The oath or declaration is	n from consideration. r election requirement. er. epted or b) objected to by the Edrawing(s) be held in abeyance. See tion is required if the drawing(s) is objected.	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).		
Priority ı	ınder 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
2) Notice	t(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 09/05.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

DETAILED ACTION

Continued Examination Under 37 CFR 1.114


1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 3, 2005 has been entered.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 11-18, 23-32 and 34-35 are rejected under 35 U.S.C. 102(b) as being anticipated by Konuma, U.S. Patent 6,127,279.



3. Konuma discloses a semiconductor process as claimed.

Pertaining to claim 1, Konuma teaches a method of manufacturing a semiconductor device, comprising steps of:

Page 3

forming a semiconductor film formed over a substrate;

spinning the substrate;

applying an etching solution to a surface of said semiconductor film and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surface by the step of applying the etching solution; and then

forming a gate insulating film in contact with said semiconductor film from the surface of which the contaminating impurity has been removed.

- 4. Pertaining to claim 12, <u>Konuma</u> teaches a method according to claim 11, wherein the contaminating impurity is at least one element selected from periodic table group 1 elements or periodic table group 2 elements (the Examiner takes the position that it is well known to remove contaminants with a fluoric acid solution which was previously discussed by Kern).
- 5. Pertaining to claim 13, Konuma teaches a method according to claim 11, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg. Ca and Ba.
- 6. Pertaining to claim 14, <u>Konuma</u> teaches a method according to claim 11, wherein the contaminating impurity is removed by an acidic solution containing fluorine.
- 7. Pertaining to claim 15, <u>Konuma</u> teaches a method of manufacturing a semiconductor device, comprising steps of:

Application/Control Number: 09/535,233

Art Unit: 2823

forming at least one semiconductor island over a substrate;

spinning the substrate;

applying an etching solution to a surface of said semiconductor island and scattering the etching

Page 4

solution during said spinning, thereby contaminating impurities are removed from the surface by

the step of applying the etching solution; and then

forming a gate insulating film over said semiconductor island after the contaminating impurities

are removed from the surface.

Pertaining to claim 16, Konuma teaches a method according to claim 15, wherein said 8.

etching solution is selected from the group consisting of hydrofluoric acid, dilute hydrofluoric

acid, ammonium fluoride, buffered hydrofluoric acid (BHF, hydrofluoric acid and aqueous

hydrogen peroxide (FPM), and a solution mixture including ammonium hydrofluoride (NH₄HF₂)

and ammonium fluoride (NH₄F).

Pertaining to claim 17, Konuma teaches a method according to claim 15, wherein the 9.

contaminating impurity is at least one element selected from periodic table group I elements or

periodic table group II elements (please see the rejection of claim 13 above).

Pertaining to claim 18, Konuma teaches a method according to claim 15, wherein the

contaminating impurity element is at least one element selected from the group consisting of Na,

K, Mg, Ca, and Ba.

Pertaining to claims 23 and 27, Konuma teaches a method of manufacturing a 10.

semiconductor device, comprising steps of:

forming a gate wiring over a substrate;

spinning the substrate;

Art Unit: 2823

applying an etching solution to surfaces of said substrate and said gate wiring and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surfaces by the step of applying the etching solution; and then forming a gate insulating film and a semiconductor film over said gate wiring after the contaminating impurities are removed from the surfaces (the Examiner takes the position that since Konuma teaches the fabrication of various semiconductor devices, the wiring layer is inherent).

- 11. Pertaining to claims 24, 28 and 31, Konuma teaches a method according to claims 11, 23 and 27, wherein said etching solution is selected from the group consisting of hydrofluoric acid, dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (BHF, hydrofluoric acid and aqueous hydrogen peroxide (FPM), and a solution mixture including ammonium hydrofluoride (NH₄HF₂) and ammonium fluoride (NH₄F).
- 12. Pertaining to claim 25 and 29, <u>Konuma</u> teaches a method according to claims 23 and 27, wherein the contaminating impurity is at least one element selected from periodic table group I elements or periodic table group II elements.
- 13. Pertaining to claims 26 and 30, <u>Konuma</u> teaches a method according to claims 23 and 27, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg, Ca, and Ba..
- 14. Pertaining to claims 33, 34 and 35, <u>Konuma</u> teaches a method according to claims 15, 23 and 27, wherein the contaminating impurity is removed by an acidic solution containing fluorine (see the rejection of claim 12 above).

Art Unit: 2823

15. Claims 19-22 and 36 are rejected under 35 U.S.C. 102(b) as being anticipated by Chiyou et al., Patent Abstracts of Japan 11-016866.

Chiyou discloses a semiconductor process as claimed.

spinning the substrate [0051];

16. Pertaining to claim 19. Chiyou teaches a method of manufacturing a semiconductor device, comprising steps of:

forming a semiconductor film 3 formed over a substrate 1; crystallizing said semiconductor film [0052]

forming at least one semiconductor island over said substrate by patterning the crystallized semiconductor film [see Drawing 3];

applying an etching solution to a surface of said semiconductor film and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surface; and then forming a gate insulating film over said semiconductor island after the contaminating impurities are removed from the surfaces by the step of applying the etching solution; and

forming a gate electrode over said gate insulating film (please note that since Chiyou teaches DRAM, EPROM, MPU and switching transistor and a liquid crystal display the gate electrode and gate insulating layer is well known to be incorporated in the above devices).

Pertaining to claim 20, Chiyou teaches a method according to claim 19, wherein said 17. etching solution is selected from the group consisting of hydrofluoric acid, dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (BHF), hydrofluoric acid and aqueous

Art Unit: 2823

hydrogen peroxide (FPM), and a solution mixture including ammonium hydrofluoride (NH₄HF₄) and ammonium fluoride (NH₄F) (LAL500).

- 18. Pertaining to claim 21, <u>Chiyou</u> teaches a method according to claim 19, wherein the contaminating impurity is at least one element selected from periodic table group I elements or periodic table group II elements (the Examiner takes the position that it is well known that metal ions from the group I and group II elements of the periodic table as conventional contaminants for the silicon process).
- 19. Pertaining to claim 22, <u>Chiyou</u> teaches a method according to claim 19, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg, Ca and Ba (the examiner takes the position that the claimed elements are one of the major sources of contaminants).
- 20. Pertaining to claim 36, <u>Chiyou</u> teaches a method according to claim 19, wherein the step of crystallization is performed by irradiating a laser light [0046].

Conclusion

- 21. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 571-272-1856. The examiner can normally be reached on Monday-Friday 9:00 AM 5:30 PM.
- 22. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/535,233

Art Unit: 2823

Page 8

23. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

W. David Coleman Primary Examiner Art Unit 2823

WDC